RTL-to-GDSII Verilog HDL Physical Design MAC Unit OpenLANE RISC-V Sky130 PDK GDSII Cadence Genus DRC / LVS SPI Controller Yosys / ABC VLSI Engineer Maven Silicon OpenROAD EDA Tools Synthesis Timing Analysis VIT Chennai FSM Design
GET IN TOUCH

Contact

Open to research collaborations and VLSI internship opportunities.

Reach out through any channel below.

SDA
SCL
EMAIL
preethamsk163@gmail.com
Primary channel — fastest response
→
LINKEDIN
linkedin.com/in/preethamsk16
Professional network & research updates
→
GITHUB
github.com/PreethamSK163
VLSI projects, RTL designs & source code
→
CURRICULUM VITAE
Preetham_SK_CV.pdf
Education, projects, internships & skills overview
→
ADDR
ACK